NXP_LPC2478

1.General description
NXP Semiconductors designed the LPC2478 microcontroller, powered by the ARM7TDMI-S core, to be a highly integrated microcontroller for a wide range of
applications that require advanced communications and high quality graphic displays. The LPC2478 microcontroller has 512kB of on-chip high-speed flash memory. This flash memory includes a special 128-bit wide memory interface and accelerator architecture that enables the CPU to execute sequential instructions from flash memory at the
maximum 72MHz system clock rate. This feature is available only on the LPC2000 ARM microcontroller family of products. The LPC2478, with real-time debug interfaces that include both JTAG and embedded trace, can execute both 32-bit ARM and 16-bit Thumb instructions.
The LPC2478 microcontroller incorporates an LCD controller, a 10/100 Ethernet Media Access Controller (MAC), a USB full-speed Device/Host/OTG Controller with 4kB of endpoint RAM, four UARTs, two Controller Area Network (CAN) channels, an SPI
interface, two Synchronous Serial Ports (SSP), three I 2C interfaces, and an I 2S interface. Supporting
this collection of serial communications interfaces are the following feature components; an on-chip 4MHz internal oscillator, 98kB of total RAM consisting of 64kB of local SRAM, 16kB SRAM for Ethernet, 16kB SRAM for general purpose DMA, 2kB of battery powered SRAM, and an External Memory Controller (EMC). These features make this device optimally suited for portable electronics and Point-of-Sale (POS) applications. Complementing the many serial communication controllers, versatile clocking capabilities,
and memory features are various 32-bit timers, a 10-bit ADC, 10-bit DAC, two PWM units, and up to 160 fast GPIO lines. The LPC2478 connects 64 of the GPIO pins to the
hardware based Vector Interrupt Controller (VIC) that means these external inputs can generate edge-triggered interrupts. All of these features make the LPC2478 device particularly suitable for industrial control and medical systems.
2.Features
ARM7TDMI-S processor, running at up to 72MHz.
512kB on-chip flash program memory with In-System Programming (ISP) and
In-Application Programming (IAP) capabilities. Flash program memory is on the ARM local bus for high performance CPU access. 98kB on-chip SRAM includes:
64kB of SRAM on the ARM local bus for high performance CPU access.
16kB SRAM for Ethernet interface. Can also be used as general purpose SRAM. 16kB SRAM for general purpose DMA use also accessible by the USB. 2kB SRAM data storage powered from the RTC power domain.
LPC2478
Single-chip 16-bit/32-bit micro; 512 kB flash, ethernet, CAN, LCD, USB 2.0 device/host/OTG, external memory interface
Rev. 01 — 6 July 2007
Preliminary data sheet
Fast communication chip  LCD controller, supporting both Super-Twisted Nematic (STN) and Thin-Film
Transistors (TFT) displays.
Dedicated DMA controller.
Selectable display resolution (up to 1024×768 pixels).
Supports up to 24-bit true-color mode.
国旗与国家Dual Advanced High-performance Bus (AHB) system allows simultaneous Ethernet DMA, USB DMA, and program execution from on-chip flash with no contention.
EMC provides support for asynchronous static memory devices such as RAM, ROM and flash, as well as dynamic memories such as Single Data Rate SDRAM.
Advanced Vectored Interrupt Controller (VIC), supporting up to 32 vectored interrupts. General Purpose AHB DMA controller (GPDMA) that can be used with the SSP, I2S, and SD/MM interface as well as for memory-to-memory transfers.
Serial Interfaces:
Ethernet MAC with MII/RMII interface and associated DMA controller. These functions reside on an independent AHB bus.
USB 2.0 full-speed dual-port device/host/OTG controller with on-chip PHY and associated DMA controller.
Four UARTs with fractional baud rate generation, one with modem control I/O, one with IrDA support, all with FIFO.
CAN controller with two channels.
SPI controller.
吴敬平吉林省常务副省长Two SSP controllers, with FIFO and multi-protocol capabilities. One is an alternate for the SPI port, sharing its interrupt. SSPs can be used with the GPDMA controller.
Three I2C-bus interfaces (one with open-drain and two with standard port pins).
I2S (Inter-IC Sound) interface for digital audio input or output. It can be used with the GPDMA.
Other peripherals:
SD/MMC memory card interface.
160 General purpose I/O pins with configurable pull-up/down resistors.
10-bit ADC with input multiplexing among 8 pins.
阿伐斯汀10-bit DAC.
Four general purpose timers/counters with 8 capture inputs and 10 compare outputs. Each timer block has an external count input.
Two PWM/timer blocks with support for three-phase motor control. Each PWM has an external count inputs.
Real-Time Clock (RTC) with separate power domain. Clock source can be the RTC oscillator or the APB clock.
2kB SRAM powered from the RTC power pin, allowing data to be stored when the rest of the chip is powered off.
WatchDog Timer (WDT). The WDT can be clocked from the internal RC oscillator, the RTC oscillator, or the APB clock.
Single 3.3V power supply (3.0V to 3.6V).
4MHz internal RC oscillator trimmed to 1% accuracy that can optionally be used as the system clock.
Three reduced power modes: idle, sleep, and power-down.
Four external interrupt inputs configurable as edge/level sensitive. All pins on PORT0 and PORT2 can be used as edge sensitive interrupt sources.
Fast communication chip  Processor wake-up from Power-down mode via any interrupt able to operate during
Power-down mode (includes external interrupts, RTC interrupt, USB activity, Ethernet
wake-up interrupt, CAN bus activity, PORT0/2 pin interrupt).
Two independent power domains allow fine tuning of power consumption based on
needed features.
Each peripheral has its own clock divider for further power saving. These dividers help reduce active power by 20% to 30%.
Brownout detect with separate thresholds for interrupt and forced reset.
On-chip power-on reset.
On-chip crystal oscillator with an operating range of 1MHz to 24MHz.
On-chip PLL allows CPU operation up to the maximum CPU rate without the need for
a high frequency crystal. May be run from the main oscillator, the internal RC oscillator,
or the RTC oscillator.
Boundary scan for simplified board testing.
Versatile pin function selections allow more possibilities for using on-chip peripheral
functions.
Standard ARM test/debug interface for compatibility with existing tools.
Emulation trace module supports real-time trace.
3.Applications
Industrial control混合交换
Medical systems
Portable electronics
Point-of-Sale (POS) equipment
4.Ordering information
Table 1.Ordering information
湍流模型Type number Package
Name Description Version LPC2478FBD208LQFP208plastic low profile quad flat package; 208 leads; body 28 × 28 × 1.4 mm SOT459-1
SOT950-1 LPC2478FET208TFBGA208plastic thin fine-pitch ball grid array package; 208 balls; body 15 × 15×
0.7mm
Fast communication chip
4.1Ordering options
Table 2.Ordering options
Type number Flash
(kB)
SRAM (kB)External
bus
Ethernet USB
OTG/
OHC/
Device
+ 4kB
FIFO
C
A
N
c
h
a
n
n
e
l
s
SD/
MMC
GP
时间散DMA
A
D
C
c
h
a
n
n
e
l
s
D
A
C
c
h
a
n
n
e
l
s
Temp
range L
o
c
a
l
b
u
s
E
t
h
e
r
n
e
t
b
u
f
f
e
r
G
P
/
U
S
B
R
T
C
T
o
t
a
l
LPC2478FBD208512641616298Full
32-bit MII/RMII yes  2 yes yes81−40°C
to
+85°C
LPC2478FET208512641616298Full
32-bit MII/RMII yes  2 yes yes81−40°C
to
+85°C
Fast communication chip 5.Block diagram

本文发布于:2024-09-20 19:41:30,感谢您对本站的认可!

本文链接:https://www.17tex.com/xueshu/651283.html

版权声明:本站内容均来自互联网,仅供演示用,请勿用于商业和其他非法用途。如果侵犯了您的权益请与我们联系,我们将在24小时内删除。

上一篇:ARM 922T
标签:常务   国旗   混合   湍流   色散
留言与评论(共有 0 条评论)
   
验证码:
Copyright ©2019-2024 Comsenz Inc.Powered by © 易纺专利技术学习网 豫ICP备2022007602号 豫公网安备41160202000603 站长QQ:729038198 关于我们 投诉建议