集成电路封装和可靠性Chapter2-1-芯片互连技术【芯片封装测试】

ca3358
UESTC-Ning Ning
1
Chapter 2
Chip Level Interconnection胃电图仪
过滤网篮宁宁
芯片互连技术
集成电路封装测试可靠性
UESTC-Ning Ning结经机
2堵漏工具
Wafer In
Wafer Grinding (WG 研磨)Wafer Saw (WS 切割)Die Attach (DA 黏晶)Epoxy Curing (EC 银胶烘烤)Wire Bond (WB 引线键合)Die Coating (DC 晶粒封胶/涂覆)
Molding (MD 塑封)Post Mold Cure (PMC 模塑后烘烤)Dejunk/Trim (DT 去胶去纬)
Solder Plating (SP 锡铅电镀)Top Mark (TM 正面印码)Forming/Singular (FS 去框/成型)
Lead Scan (LS 检测)Packing (PK 包装)
典型的IC 封装工艺流程
集成电路封装测试与可靠性
UESTC-Ning Ning
3
电子级硅所含的硅的纯度很高,可达99.9999 99999 %
中德电子材料公司制作的晶棒(
长度达一公尺,重量超过一百公斤
)
UESTC-Ning Ning
4
Wafer Back Grinding
⏹Purpose立式升降机
The wafer backgrind process reduces the thickness of the wafer produced by silicon fabrication (FAB) plant. The wash station integrated into the same machine is used to wash away debris left over from the grinding process.
⏹Process Methods:
1) Coarse grinding by mechanical.(粗磨)2) Fine polishing by mechanical or plasma etching. (细磨抛光
)
UESTC-Ning Ning
5
旋转及振荡轴
在旋转平盘上之晶圆
下压力
工作台仅在指示有晶圆期间才旋转
Method:
The wafer is first mounted on a backgrind tape and is then loaded to the backgrind machine coarse wheel . As the coarse grinding is completed, the wafer is transferred to a fine wheel for polishing .

本文发布于:2024-09-25 03:22:46,感谢您对本站的认可!

本文链接:https://www.17tex.com/tex/4/300302.html

版权声明:本站内容均来自互联网,仅供演示用,请勿用于商业和其他非法用途。如果侵犯了您的权益请与我们联系,我们将在24小时内删除。

标签:封装   旋转   烘烤   测试   可靠性   材料   制作
留言与评论(共有 0 条评论)
   
验证码:
Copyright ©2019-2024 Comsenz Inc.Powered by © 易纺专利技术学习网 豫ICP备2022007602号 豫公网安备41160202000603 站长QQ:729038198 关于我们 投诉建议