CUSTOMER EDUCATION SERVICES Design Compiler 1
Workshop
Lab Guide
FJICC 陈传东
Copyright Notice and Proprietary Information
Copyright © 2007 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary
贴花纸information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and
may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may
be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise,电压比较器
电路 without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.
Right to Copy Documentation
The license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only.
Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Licensee must
assign sequential numbers to all copies. These copies shall contain the following legend on the cover page:
“This document is duplicated with the permission of Synopsys, Inc., for the exclusive use of
__________________________________________ and its employees. This is copy number __________.”
Destination Control Statement
All technical data contained in this publication is subject to the export control laws of the United States of America.
Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader’s responsibility to
determine the applicable regulations and to comply with them.
Disclaimer
SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
Registered Trademarks (®)
Synopsys, AMPS, Cadabra, CATS, CRITIC, CSim, Design Compiler, DesignPower, DesignWare, EPIC, Formality, HSIM, HSPICE,
iN-Phase, in-Sync, Leda, MAST, ModelTools, NanoSim, OpenVera, PathMill, Photolynx, Physical Co
mpiler, PrimeTime, SiVL, SNUG, SolvNet, System Compiler, TetraMAX, VCS, and Vera are registered trademarks
of Synopsys, Inc.
Trademarks (™)
Active Parasitics, AFGen, Apollo, Astro, Astro-Rail, Astro-Xtalk, Aurora, AvanTestchip, AvanWaves, BOA, BRT, ChipPlanner, Circuit Analysis, Columbia, Columbia-CE, Comet 3D, Cosmos, CosmosEnterprise, CosmosLE, CosmosScope, CosmosSE, Cyclelink, DC Expert, DC Professional, DC Ultra, Design Advisor, Design Analyzer, Design Vision, DesignerHDL, DesignTime, Direct RTL, Direct Silicon Access, Discovery, Dynamic Model Switcher, Dynamic-Macromodeling, EDAnavigator, Encore, Encore PQ, Evaccess, ExpressModel, Formal Model Checker, FoundryModel, Frame Compiler, Galaxy, Gatran, HANEX, HDL Advisor, HDL Compiler, Hercules, Hercules-II, Hierarchical Optimization Technology, High Performance Option, HotPlace, HSIM plus, HSPICE-Link, i-Virtual Stepper,iN-Tandem, Integrator, Interactive Waveform Viewer, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, JVXtreme,
Liberty,Libra-Passport, Libra-Visa, Library Compiler, Magellan, Mars, Mars-Rail, Mars-Xtalk, Medici,
Metacapture,
Milkyway,ModelSource, Module Compiler, Nova-ExploreRTL, Nova-Trans, Nova-VeriLint, Orion_ec, Parasitic View, Passport, Planet, Planet-PL, Planet-RTL, Polaris, Power Compiler, PowerCODE, PowerGate, ProFPGA, ProGen, Prospector,Raphael,
Raphael-NES, Saturn, ScanBand, Schematic Compiler, Scirocco, Scirocco-i, Shadow Debugger, Silicon Blueprint, Silicon Early Access, SinglePass-SoC, Smart Extraction, SmartLicense, Softwire, Source-Level Design, Star-RCXT, Star-SimXT, Taurus, TimeSlice, TimeTracker, Timing Annotator, TopoPlace, TopoRoute, Trace-On-Demand, True-Hspice, TSUPREM-4,
ca1214TymeWare,VCSExpress, VCSi,VerificationPortal, VFormal,VHDLCompiler,VHDLSystem Simulator, VirSim, and VMC
are trademarks of Synopsys, Inc.
Service Marks (SM)
MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.
SystemC is a trademark of the Open SystemC Initiative and is used under license.
ARM and AMBA are registered trademarks of ARM Limited.
Saber is a registered trademark of SabreMark Limited Partnership and is used under license.
All other product or company names may be trademarks of their respective owners.
Document Order Number: 10-I-011-SLG-013
Design Compiler 1 Lab Guide
Synopsys Customer Education Services
2 Setup and
Synthesis Flow
逻辑综合流程
Learning Objectives 学习目标
After completing this lab, you should be able to:
Update a DC setup file
Navigate the schematic in Design Vision
熟悉图像界面常用操作
Take a design through the basic synthesis steps
掌握逻辑综合基本步骤
Lab 2-1 Setup and Synthesis Flow
cctySynopsys 10-I-011-SLG-013
在ｌａｂ２目录下更新ＤＣ启动 配置文件．ｓｙｎｏｐｓｙｓ＿ｄｃ．ｓｅｔｕｐ 读入ｒｔｌ／
ＴＯＰ．ｖｈｄ代码，并熟悉 图形界面中的电路图常见操作 Ｃｏｍｐｉｌｅ ｔｈｅ ｄｅｓｉｇｎ Ｌａｂ ２
Ｌａｂ Ｆｌｏｗ 实验流程
流媒体播放Ｆｏｌｌｏｗ ｔｈｅ ｄｅｔａｉｌｅｄ ｓｔｅｐ－ｂｙ－ｓｔｅｐ Ｌａｂ Ｉｎｓｔｒｕｃｔｉｏｎｓ ｏｎ ｔｈｅ ｆｏｌｌｏｗｉｎｇ ｐａｇｅｓ ｔｏｐｅｒｆｏｒｍ ｔｈｅ ｓｔｅｐｓ ｈｉｇｈｌｉｇｈｔｅｄ ｉｎ ｔｈｉｓ ｆｌｏｗ： 下图所示为ＤＣ完成一个设计的主要步骤，加粗部分为用到的相关文件。
安全传输
Ｕｐｄａｔｅ ｔｈｅ ｓｅｔｕｐ ｆｉｌｅ .synopsys_dc.setup in the lab2 启动ＤＣ软件验证配置文件 是否正常启动 Invoke Design Vision and verify the setup Read the rtl/TOP.vhd file. Explore design’s symbol and 使用ｓｃｒｉｐｔｓ／ＴＯＰ．ｃｏｎ文件， 对电路进行约束 Constrain the design using schematic views. 使用ｃｏｍｐｉｌｅ命令，开始 对电路进行优化 用命令产生电路的时序和面积报告，查看ＤＣ执行结果是否满足设计要求 保存工程文件到 ｍａｐｐｅｄ／ＴＯＰ．ｄｄｃ，退出ＤＣ软件 Generate a constraint report to look for any timing or area violations Save the compiled design into mapped/TOP.ddc and exit DesignVision Explore SolvNet resources Lab 2-2 Setu
p and Synthesis Flow
Synopsys Design Compiler 1
Lab 2 Lab Instructions
Task 1. 任务１ 1.Update the setup file 更新ｓｅｔｕｐ文件
Make the lab2 directory your working directory.通过ｃｄ命令，切换到ｌａｂ２文件夹。
UNIX% cd lab2
2.You are provided with a .synopsys_dc.setup file. Incorporate the
following using a text editor of your choice:
在ｌａｂ２文件夹下面有一个．ｓｙｎｏｐｓｙｓ＿ｄｃ．ｓｅｔｕｐ，到它，切按照下面要求更新。
The technology library file name is ../ref/db/sc_max.db
目标库文件更新为ｓｃ＿ｍａｘ．ｄｂ，该文件如今为：．．／ｒｅｆ／ｄｂ
The symbol library file name is ../ref/db/sc.sdb
图形库文件为ｓｃ．ｓｄｂ
The directory scripts contains the constraint file to be sourced Ｌａｂ２目录下的ｓｃｒｉｐｔｓ文件夹里面
3. 4.Take a look at the other commands in the rest of the file. Notice that the variables which you have edited will be echoed upon tool start-up.
参看一下ｓｅｔｕｐ文件中的其他命令，这些命令会在ＤＣ软件启动的同时，被执行。
Save the .synopsys_dc.setup file, and Quit the editor.
退出对ｓｅｔｕｐ文件的编辑
注意：１、．ｓｙｎｏｐｓｙｓ＿ｄｃ．ｓｅｔｕｐ可以使用ｇｅｄｉｔ编辑器打开，方法如下，
ｃｄ命令切换到．ｓｙｎｏｐｓｙｓ＿ｄｃ．ｓｅｔｕｐ文件所在目录，然后使用
下面命令：ｇｅｄｉｔ ．ｓｙｎｏｐｓｙｓ＿ｄｃ．ｓｅｔｕｐ
２、 如果在ｌａｂ２文件夹下面不到．ｓｙｎｏｐｓｙｓ＿ｄｃ．ｓｅｔｕｐ文件，可
以试一下ｌｓ –ａ命令。
Setup and Synthesis Flow
Synopsys Design Compiler 1
Lab 2-3
豫公网安备41160202000603
站长QQ:729038198
关于我们
投诉建议